[Mep-dev] FPGA 1.1 drawing and questions

[Michelle]

Here's today's sketch of the FPGA. It now has stuff coming out the other side!

One of the comments was to go ahead and connect the FGPA to a processor, like the TI OMAP in the Beagleboard, directly. I'm assuming that it's connected directly in a large parallel interface to memory. There's a lot of available pins on the TI OMAP. 

Another FPGA output could be IPv6 and IPv4 packets. 
-Michelle W5NYV
-------------- next part --------------
A non-text attachment was scrubbed...
Name: MEP_Rx1.1.jpg
Type: image/jpeg
Size: 180795 bytes
Desc: not available
Url : http://uppermeadow.com/pipermail/mep-dev/attachments/20100330/06950ebb/attachment-0001.jpg